Communications of the ACM

Jonathan Balkind, Michael McKeown, Tri Nguyen, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, and David Wentzlaff ({jbalkind, mmckeown, trin, alavrov, mshahrad, adif, wentzlaf}@ princeton.edu), Princeton University, Princeton, NJ, USA.

Yaosheng Fu* and Samuel Payne* ({yfu, spayne}@ nvidia.com), NVIDIA, Santa Clara, CA, USA.

Yanqi Zhou* ( zhouyanqi@baidu.com), Baidu SVAIL, Sunnyvale, CA, USA.

Xiaohua Liang* ( xialian@microsoft.com), Microsoft, Redmond, WA, USA.

Matthew Matl* ( mmatl@eecs.berkeley. edu), University of California, Berkeley, USA.

12. McKeown, M., Fu, Y., Nguyen, T., Zhou, Y., Balkind, J., Lavrov, A., Shahrad, M., Payne, S., Wentzlaff, D.

Piton: A manycore processor for multitenant clouds. IEEE Micro 37, ( 2) (Mar. 2017), 70–80.

13. McKeown, M., Lavrov, A., Shahrad, M., Jackson, P., Fu, Y., Balkind, J., Nguyen, T., Lim, K., Zhou, Y., Wentzlaff, D. Power and energy characterization of an open source 25-core manycore processor. In IEEE International Symposium on High Performance Computer Architecture (HPCA), 2018.

14. Miller, B., Brasili, D., Kiszely, T., Kuhn, R., Mehrotra, R., Salvi, M., Kulkarni, M., Varadharajan, A., Yin, S.-H., Lin, W., Hughes, A., Stysiack, B., Kandadi, V., Pragaspathi, I., Hartman, D., Carlson, D., Yalala, V., Xanthopoulos, T., Meninger, S., Crain, E., Spaeth, M., Aina, A., Balasubramanian, S., Vulih, J., Tiwary, P., Lin, D., Kessler, R., Fishbein, B., Jain, A. A 32-core RISC microprocessor with network accelerators, power management and testability features. In IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 2012, 58–60.

15. Oracle. OpenSPARC T1. http:// www.oracle.com/technetwork/ systems/opensparc/opensparc-t1- page-1444609.html.

16. PyHP. PyHP Official Home Page. http://pyhp.sourceforge.net.

17. Seiler, L., Carmean, D., Sprangle, E.,
Forsyth, T., Abrash, M., Dubey, P.,
Junkins, S., Lake, A., Sugerman, J.,
Cavin, R., Espasa, R., Grochowski, E.,
Juan, T., Hanrahan, P. Larrabee: A
many-core × 86 architecture for visual
computing. ACM Trans. Graph. 27, ( 3)

(Aug. 2008), 18:1–18: 15.

18. Szefer, J., Zhang, W., Chen, Y.-Y., Champagne, D., Chan, K., Li, W., Cheung, R., Lee, R. Rapid single-chip secure processor prototyping on the OpenSPARC FPGA platform.

In 2011 22nd IEEE International Symposium on Rapid System Prototyping (RSP), May 2011, 38–44.

19. Vangal, S.R., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., et al. An 80-tile sub-100-w teraops processor in 65-nm CMOS. IEEE J. Solid-State Circuits 43, 1 (2008), 29–41.

20. Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.-C., Brown III, J. F., Agar wal, A. On-chip interconnection architecture of the Tile Processor.

IEEE Micro 27, ( 5) (Sept. 2007), 15–31.

21. Wentzlaff, D., Jackson, C. J., Griffin, P., Agar wal, A. Configurable fine-grain protection for multicore processor virtualization. In

Proceedings of the Annual International Symposium on Computer Architecture

(Washington, DC, USA, 2012),

464–475.

22. Woo, D. H., Lee, H.-H.S. Extending Amdahl’s law for energy-efficient computing in the many-core era.

Computer 12 (2008), 24–31.

23. Zhou, Y., Wentzlaff, D. Mitts: Memory inter-arrival time traffic shaping. In Proceedings of the

43rd International Symposium on Computer Architecture, ISCA ‘ 16

(Piscataway, NJ, USA, 2016), IEEE Press, 532–544. Copyright held by authors/owners. Publication rights licensed to ACM.

*Work was done at Princeton University.

Department of Electrical and Computer Engineering
Graduate School of Engineering and Management
Air Force Institute of Technology (AFIT)
Dayton, Ohio
Faculty Position

The Department of Electrical and Computer Engineering at the Air Force Institute of Technology is seeking applications for a tenured or tenure-track faculty position. All academic ranks will be considered. Applicants must have an earned doctorate in Electrical Engineering, Computer Engineering, Computer Science, or a closely affiliated discipline by the time of their appointment (anticipated 1 September 2020).

We are particularly interested in applicants specializing in one or more of the following areas: autonomy, artificial intelligence / machine learning, navigation with or without GPS, cyber security, and VLSI. Candidates in other areas of specialization are also encouraged to apply. This position requires teaching at the graduate level as well as establishing and sustaining a strong DoD relevant externally funded research program with a sustainable record of related peer-reviewed publications.

The Air Force Institute of Technology (AFIT) is the premier Department of Defense (DoD) institution for graduate education in science, technology, engineering, and management, and has a Carnegie Classification as a High Research Activity Doctoral University. The Department of Electrical and Computer Engineering offers accredited M.S. and Ph.D. degree programs in Electrical Engineering, Computer Engineering, and Computer Science as well as an MS degree program in Cyber Operations. Applicants must be U.S. citizens. Full details on the position, the department, applicant qualifications, and application procedures can be found at http://www.afit.edu/ENG/ . Review of applications will begin on January 6, 2020. The United States Air Force is an equal opportunity, affirmative action employer.

Advertise with ACM!

Reach the innovators and thought leaders
working at the cutting edge of
computing and information
technology through ACM’s magazines,
websites and newsletters.