and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the view of the National Science Foundation or the Computing Research Association.

References

1. balfour, J., dally, W., black-schaffer, d., parikh, v., park, J. an energy-efficient processor architecture for embedded systems. Comput. Archit. Lett. 7, 1 (2007), 29–32.

2. chen, t.c. analysis and architecture design of an hdtv720p 30 frames/s h.264/avc encoder. IEEE Trans. Circuits Syst. Video Technol. 16, 6 (2006), 673–688.

3. chen, y.-K., li, e.Q., Zhou, X., ge, s. implementation of h.264 encoder and decoder on personal computers. J Vis. Commun. Image Represent. 17 (2006), 509–532.

4. clark, N., Zhong, h., Mahlke, s. automated custom instruction generation for domain-specific processor acceleration. IEEE Trans. Comput. 54, 10 (2005), 1258–1270.

5. cong, J., fan, y., han, g., Zhang,  Z. application-specific instruction generation for configurable processor architectures. in 12th International Symposium on Field Programmable Gate Arrays (2004), 183–189.

6. davis, W., Zhang, N., camera, K., chen, f., Markovic, d., chan, N., Nikolic, b., brodersen, r. a design environment for high throughput, low power, dedicated signal processing systems. in Custom Integrated Circuits Conference (CICC) (2001).

7. dennard, r., gaensslen, f., yu, h., rideout, v., bassous, e., leblanc, a.

design of ion-implanted Mosfet’s with very small physical dimensions. Proc. IEEE (reprinted from IEEE J Solid-State Circuits, 1974), 87, 4 (1999), 668–678.

8. esmaeilzadeh, h., blem, e., amant, r.s., sankaralingam, K., burger, d. dark silicon and the end of multicore scaling. in Proceedings of the

38th International Symposium on Computer Architecture (June 2011).

9. horowitz, M. scaling, power and the future of cMos. in Proceedings of the 20th International Conference on VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems (2007), 23–23.

10. intel corporation. Motion estimation with intel streaming siMd extensions 4 (intel sse4) (2008).

11. itu-t. Joint video team reference software JM8.6 (2004).

12. iverson, v., Mcveigh, J., reese, b. real-time h.264/avc codec on intel architectures. in IEEE International Conference on Image Processing ICIP’04 (2004).

13. Kathail, v. creating power-efficient application engines for soc design. SOC Central (2005).

14. Mpeg, i., vceg, i.-t. fast integer pel and fractional pel motion estimation for Jvt. JV T-F017 (2002).

15. rowen, c., leibson, s. flexible
architectures for engineering
successful socs. in Proceedings of
the 41st Annual Design Automation
Conference (2004), 692–697.

21. tensilica inc. Xtensa lX2 benchmarks (2005).

22. tensilica inc. Xtensa processor extensions for data encryption standard (des). Application Notes (2008).

23. Williams, s., oliker, l., vuduc, r., shalf, J., yelick, K., demmel, J. optimization of sparse matrix-vector multiplication on emerging multicore platforms. in Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (2007).

24. Woh, M., seo, s., Mahlke, s., Mudge, t., chakrabarti, c., flautner, K. anysp: anytime anywhere anyway signal processing. SIGARCH Comp. Arch. News 37, 3 (2009), 128–139.

25. yin, p., tourapis, h.-y.c., tourapis, a.M., boyce, J. fast mode decision and motion estimation for Jvt/h.264. in Proceedings of IEEE International Conference on Image Processing (2003).

 

Rehan hameed ( [e-mail]), stanford university, stanford, ca.

Wajahat Qadeer ( [e-mail]), stanford university. stanford, ca.

Megan Wachs ( [e-mail]), stanford university, stanford, ca.

Omid Azizi ( [e-mail]), hicamp systems, Menlo park, ca.

Alex Solomatnikov (solomatnikov@gmail. com), hicamp systems, Menlo park, ca.

Benjamin C. Lee (benjamin.c.lee@duke. edu), duke university, durham, Nc.

Stephen Richardson (steveri@stanford. edu), stanford university, stanford, ca.

Christos Kozyrakis (kozyraki@stanford. edu), stanford university, stanford, ca.

Mark horowitz ( [e-mail]), stanford university, stanford, ca.